Design Verification Engineer, Principal

Design Verification Engineer, Principal

Position Title

Design Verification Engineer, Principal

Location: Santa Clara, CA

Work Type: Onsite

Employment Type: Permanent

Category: Engineering / Architecture

Compensation

• Salary: $158,600 - $317,800 per year

Benefits

Benefits information not specified in job description.

Company Overview

(Confidential Client) is a leading company that designs cutting-edge chips for the general market and specific customers, including major telecom organizations and automotive companies. The company specializes in facilitating high-speed data transfers through advanced technology.

Position Summary

As a leading member of the Network Switching team and Design Verification Team at (Confidential Client), you will verify all circuitry that goes inside our chips, ensuring each design meets customer specifications. You will develop the architecture for a functional verification environment and may include project management responsibilities, leading a team of verification engineers on a project level.

Must-Haves

• BS in Computer Engineering, Electrical Engineering, or Computer Science with 10+ years of verification, firmware, and software development experience (or MS/PhD with 5+ years experience)
• Proven track record of leading Design Verification implementation activities and tape-out of complex SOCs under tight schedules
• In-depth understanding and experience with SystemVerilog and UVM
• In-depth experience writing detailed test plans and building sophisticated, directed, random-verification environments
• Experience with scripting languages such as Python or Perl and EDA Verification tools
• Experience with Object-Oriented Design and implementation
• Good understanding of Linux operating systems

Primary Functions

• Write verification test plans using random techniques and coverage analysis, working with designers to ensure completeness
• Develop tests and tune the environment to achieve coverage goals
• Debug failures and work with designers to resolve issues
• Verify boot code and architect, develop, and maintain tools to streamline the design of state-of-the-art multi-core SoCs
• Transform requirements from engineering teams into software tools that are easy to use and scalable within highly parallel compute environments
• Conduct unit and regression testing of software tools
• Develop the architecture for functional verification environments, including reference models and bus-functional monitors and drivers
• Contribute to verification methodology development

Required Skills

• SystemVerilog and UVM expertise
• Scripting languages (Python or Perl)
• EDA Verification tools
• Object-Oriented Design and implementation
• Linux operating system knowledge
• Good programming skills, especially C++ and ARM assembly (desired)
• Understanding of networking protocols (a plus)
• Diligent and detail-oriented
• Ability to take initiative and handle assignments with minimal supervision
• Ability to accept and work with differing opinions
• Open-minded approach to problem-solving
• Ability to learn on the fly and work in a fast-paced environment